

Appl. No. 10/039,953
Amdt. Dated 6/9/2004
Response to Office action dated 09/16/2003

REMARKS

Claims 1-15 are pending. Claims 1, 3, 4, 6, 7 and 10-15 have been amended. No new matter has been added.

Disclaimers Relating to Claim Interpretation and Prosecution History Estoppel

Claims 1, 3, 4, 6, 7 and 10-15 have been amended notwithstanding the belief that these claims were allowable. Except as specifically admitted below, no claim elements have been narrowed. Rather, cosmetic amendments have been made to the claims and to broaden them in view of the cited art. The amendments to claims 1, 3, 4, 6, 7 and 10-15 were not necessary for patentability.

Any reference herein to "the invention" is intended to refer to the specific claim or claims being addressed herein. The claims of this Application are intended to stand on their own and are not to be read in light of the prosecution history of any related or unrelated patent or patent application. Furthermore, no arguments in any prosecution history relate to any claim in this Application, except for arguments specifically directed to the claim.

Interview

The undersigned wishes to thank Examiners Kim and Li for their time in the interview of 06/09/2004. Claim 1 and the Bass reference were discussed. The undersigned appreciates the high level of preparedness of the Examiners. Agreement was reached regarding the benefit of filing this "after final" response, though there was no agreement that it would render the claims allowable.

Claim Rejections - 35 USC § 102


The Examiner rejected claims 1-15 under 35 USC § 102(e) as anticipated by Bass et al (USP 6,557,053). This rejection is respectfully traversed.

Appl. No. 10/039,953

Amdt. Dated 6/9/2004

Response to Office action dated 09/16/2003

Bass is directed to a queue manager for a buffer. Bass discloses an input FIFO 14,¹ an output FIFO 32, an external memory 22, a multiplexer 20 and control logic 24:



In Bass, data leaving the input FIFO 14 goes to both the external memory 22 and the mux 20. Furthermore the mux can select data from either the memory 22 or the input FIFO 14. This is controlled by the control logic 24. The input FIFO and output FIFO are smaller and faster than the external memory. Bass discloses and teaches that the control logic 24 is used to maximize utilization of the input FIFO and the output FIFO. The control logic 24 directs data into the output FIFO so long as the input FIFO and output FIFO “are full or at least have a predetermined percentage capacity full.”² “Thus, as long as the amount of input data 12 being read from an external source does not exceed a preselected capacity of the input FIFO buffer 14 and output FIFO buffer 32, the data is passed from the input FIFO buffer 14 directly to the output FIFO buffer 32.”³

Bass suggests that the designer could select the block size and the number of blocks in a memory transfer burst. However, Bass does not disclose, teach or suggest that this could be done dynamically, and certainly does not disclose, teach or suggest that the control logic could or should

¹ The arrow on the data input 12 appears to be pointing the wrong way.

² Bass 2:21-24.

³ Bass 2:32-36.

Appl. No. 10/039,953
Amdt. Dated 6/9/2004
Response to Office action dated 09/16/2003

perform such a function. In Bass, it appears that both the block size and the number of blocks are preset.

The invention of claim 1 is a caching system which includes a tail FIFO, a memory, a head FIFO, a multiplexer and a controller. The controller is "operable to transfer a dynamically selected number of blocks of data from the incoming frames having a dynamically selected block size from the tail FIFO to the memory and from the memory to the head FIFO, wherein the selected block size and the selected number of blocks together provide maximum memory transfer efficiency level." Bass has no disclosure, teaching or suggestion of caching system having a controller as claimed. Thus, claim 1 is not anticipated or rendered obvious by Bass.

The invention of claim 10 is a method for implementing a caching system. Claim 10 recites the step of "dynamically determining a block size and number of blocks to support the maximum efficiency level." Bass has no disclosure, teaching or suggestion of such a step. Thus, claim 10 is not anticipated or rendered obvious by Bass.

The invention of claim 12 is a caching system. The controller is "operable to transfer a dynamically selected number of blocks of data from the incoming frames having a dynamically selected block size from the tail FIFO to the memory and from the memory to the head FIFO, wherein the selected block size and the selected number of blocks together provide maximum memory transfer efficiency level." Bass has no disclosure, teaching or suggestion of a caching system having a controller as claimed. Thus, claim 12 is not anticipated or rendered obvious by Bass.

In sum, the rejection of claims 1-15 as anticipated by Bass should be withdrawn.

Conclusion

It is submitted, however, that the independent and dependant claims include other significant and substantial recitations which are not disclosed in the cited references. Thus, the claims are also

Appl. No. 10/039,953
Amdt. Dated 6/9/2004
Response to Office action dated 09/16/2003

patentable for additional reasons. However, for economy the additional grounds for patentability are not set forth here.

In view of all of the above, it is respectfully submitted that the present application is now in condition for allowance. Reconsideration and reexamination are respectfully requested and allowance at an early date is solicited.

The Examiner is invited to call the undersigned attorney to answer any questions or to discuss steps necessary for placing the application in condition for allowance.

Respectfully submitted,

Date: June 9, 2004


Steven C. Sereboff, Reg. No. 37,035

SoCal IP Law Group
310 N. Westlake Blvd., Suite 120
Westlake Village, CA 91362
Telephone: 805/230-1350
Facsimile: 805/230-1355
email: info@socalip.com